Methods and apparatus for multi-processing execution of computer instructions
A Standard patent application filed on 18 October 2002 credited to Magoshi, Hidetaka

Details

Application number :

2002335102  

Application type :

Standard  

Application status :

LAPSED  

Under opposition :

No  

Proceeding type :

 

Invention title :

Methods and apparatus for multi-processing execution of computer instructions  

Inventor :

Magoshi, Hidetaka  

Agent name :

 

Address for service :

 

Filing date :

18 October 2002  

Associated companies :

 

Applicant name :

SONY COMPUTER ENTERTAINMENT INC.  

Applicant address :

2-6-21 Minami-aoyama, Minato-ku, Tokyo 107-0062  

Old name :

 

Original Source :

Go  

Same Inventor

• Service providing method
• Apparatus/method for distributing a clock signal
• Low power clock distribution methodology
• System and method for processing computer instructions
• Methods and apparatus for controlling a cache memory